The RF Control system for the superconducting cavities of the ISAC II project is a hybrid analogue/digital system. Each system consists of a self-excited feedback loop with phase-locked loops for phase and frequency stabilization. Amplitude and phase regulation, as well as tuning control, are performed using digital signal processors. Special pulsing circuitry is incorporated into the system for fast punching through multipactoring. This paper describes the RF control system, the characteristics of the feedback loops, and the experience gained in operating this system.
INTRODUCTION
The design of the RF system is based on a selfexcited oscillating loop, where the self-excited frequency is determined solely by the loop phase. The system oscillates at a frequency that results in a loop phase that is an integer multiple of 360". This frequency is locked to an external reference by regulating the phase shift within the self-excited loop. The system is operated at a coupling strength of approximately 100 to have a manageable bandwidth. The phase difference between the input and output of the cavity is used to drive a mechanical tuner to minimize the drive power required.
RF CONTROL SYSTEM
A block diagram of the RF control system is presented in Fig. 1 . The system consists of two main pans: The first is the RF Module, where the RF signal is processed and convened into baseband. The second is the DSP Module, where the baseband signal is convened into digital form and processed by a gigital Signal Processor, then reconverted hack into analogue form for modulation of the RF module. Up to 4 pairs of modules can he housed in a C-size VXI mainframe, which is controlled by a PC via an IEEE 1394 interface.
System Hardware
The RF control system hardware consists of a rack mounted FC, a VXI slot zero control module, the RF Module, and the DSP Module housed in a VXI mainframe. These function together to provide three main regulation loops: the amplitude loop, the quadrature phasdfrequency loop, and the tuning loop. The primary amplitude detector is a synchronous demodulator, in which an internal PLL supplies an amplitude-stabilized reference to he multiplied with the RF input. The product is filtered, sampled and digitized at 40 k sampledsec and processed by a Motorola DSP56002 DSP. A lower than n o d sampling rate is used because of the long time constant of the cavity when it is superconducting. The DSP is configured as a Proponional-Integral controller, providing amplitude regulation. The internal PLL output is also compared with an external master hequency source using a square wave phaselfrequency detector from Analog Devices (AD9901). A different channel of the same DSP processes this phase error. The output of this channel is used to control the quadrature part of the amplifier output, providing phase regulation. Another phase detector measures the phase lag of the cavity. An edge-triggered JK flip-flop, which is constructed out of 8 ECL NAND gates, is used for this purpose. The phase shift is processed by a separate DSP to drive the mechanical tuner and keep the cavity in tune with the external master frequency. The complete tuning system is described in another paper [l] . Fig. 4 shows the Bode plot of the amplitude loop. The feedback parameters are adjusted such that the dominant pole due to the cavity response is almost cancelled by the zero from the proportional gain. The result agrees with that predicted by theory. 
SYSTEM PERFORMANCE
The residue R is found empirically to have the form R = -Avjejk, 
To prevent instability in operation due to this zero, we have to operate the phase feedback loop at a lower feedback gain and resulted in a reduced bandwidth.
CONCLUSION
The prototype RF control system for the superconducting cavity has been operated in many cold tests. It has been found to he able to provide amplitude, phase and tuning regulation to within the specifications. The power-up circuit has provided reliable way to punch through multipactoring, even when the cavity is not well conditioned. A parasitic leakage path in the phase feedback loop has caused a reduced operational bandwidth and is being investigated.
